





US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login

Search:

The ACM Digital Library
The Guide

cpu and register and accelerator and java and execute

o satisti

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction

Terms used cpu and register and accelerator and java and execute

Found 21,882 of 123,929

Sort results

Best 200 shown

by Display expanded form results

relevance

Save results to a Binder

Search Tips Open results in a new window

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

Result page: **1** 2 3 4 5 6 7 8 9 10

next

Relevance scale 🗆 🖃 📟

Improving Java performance using hardware translation Ramesh Radhakrishnan, Ravi Bhargava, Lizy K. John

June 2001 Proceedings of the 15th international conference on Supercomputing

Full text available: pdf(254,91 KB)

Additional Information: full citation, abstract, references, citings, index terms

State of the art Java Virtual Machines with Just-In-Time (JIT) compilers make use of advanced compiler techniques, run-time profiling and adaptive compilation to improve performance. However, these techniques for alleviating performance bottlenecks are more effective in long running workloads, such as server applications. Short running Java programs, or client workloads, spend a large fraction of their execution time in compilation instead of useful execution when run using JIT compilers. In ...

² A survey of processors with explicit multithreading

Theo Ungerer, Borut Robič, Jurij Šilc

March 2003 ACM Computing Surveys (CSUR), Volume 35 Issue 1

Full text available: pdf(920.16 KB) Additional Information: full citation, abstract, references, index terms

Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused i ...

Keywords: Blocked multithreading, interleaved multithreading, simultaneous multithreading

3 Architectures: 3D graphics LSI core for mobile phone "Z3D"

Masatoshi Kameyama, Yoshiyuki Kato, Hitoshi Fujimoto, Hiroyasu Negishi, Yukio Kodama, Yoshitsugu Inoue, Hiroyuki Kawai

July 2003 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on **Graphics hardware**

Full text available: pdf(649.83 KB) Additional Information: full citation, abstract, references

In this paper we describe the architecture of the 3D graphics LSI core for mobile phone





Page 1 of 1

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


Membership Publications/Services Standards Conferences Careers/Jobs



	Xplore®		-	/elcome nt and Trademark Office	
Help FAQ Terms IE	EE Peer Review Qui	ick Links	· ·		» Se
Welcome to IEEE Xplare*	Your search matc	hed [0] of [98706 !	documents.		
O- Home O- What Can I Access? O- Log-out	a new one the tex	our search by editing out box. Then click se nd accelerator and cpu	arch Again.	arch expression or ent	ering
Tables of Contents	OR				
O- Journals & Magazines	Use your browser	r's back button to re	turn to your orig	inal search page.	
O- Conference Proceedings O- Standards	Results:				
Search	No documents ma	tched your query.			
O- By Author O- Basic O- Advanced					
Member Services - Join IEEE - Establish IEEE Web Account					
O- Access the IEEE Member Digital Library					
Print Format					

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved



DATE: Monday, November 24, 2003 Printable Copy Create Case

Set Name Query side by side			Hit Count Set Name result set		
DB=U	ISPT; PLUR=YES; OP=ADJ				
<u>L16</u>	113 and sipush and bipush	9	<u>L16</u>		
<u>L15</u>	L14 and (mark\$ near5 variable\$)	0	<u>L15</u>		
<u>L14</u>	L13 and accelerator\$	13	<u>L14</u>		
DB=U	ISPT, TDBD; PLUR=YES; OP=ADJ				
<u>L13</u>	12 and overflow and underflow	17	<u>L13</u>		
DB=USPT; PLUR=YES; OP=ADJ					
<u>L12</u>	17 and overflow and underflow	0	<u>L12</u>		
DB=TDBD; PLUR=YES; OP=ADJ					
<u>L11</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L11</u>		
DB=DWPI; PLUR=YES; OP=ADJ					
<u>L10</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L10</u>		
DB=EPAB; PLUR=YES; OP=ADJ					
<u>L9</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L9</u>		
DB=JPAB; PLUR=YES; OP=ADJ					
<u>L8</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	0	<u>L8</u>		
DB=PGPB; PLUR=YES; OP=ADJ					
<u>L7</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	50	<u>L7</u>		
DB=USPT; PLUR=YES; OP=ADJ					
<u>L6</u>	((711/1 711/108)!.CCLS.)	559	<u>L6</u>		
<u>L5</u>	((712/202 712/36 712/229)!.CCLS.)	487	<u>L5</u>		
<u>L4</u>	L3 and 12	10	<u>L4</u>		
<u>L3</u>	((717/136 717/137 717/138 717/139 717/140 717/118 717/143 717/148)!.CCLS.)	716	<u>L3</u>		
<u>L2</u>	cpu and register and processor\$ and ((translat\$ or convert\$) near5 instruction\$) and (execut\$ near5 java)	51	<u>L2</u>		
<u>L1</u>	cpu and register and processor and ((translat\$ or convert\$) near5 instruction\$) and (exect\$ near5 java)	0	<u>L1</u>		

END OF SEARCH HISTORY